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ABSTRACT
Time and amplitude distortion are present in both the
record and playback processes in recording. This thesis
investigates a means of eliminating this distortion when
using magnetic tape by recording the Information as groups
of pulses which represent periodic digital samples of the
desired waveform. In less general terms, the object is to
take a waveform assumed free of distortion, sample it
periodically, encode the samples in digital form in a binary
system, and simultaneously record all the digits and a clock
pulse on a multi-channel tape. For playback, all the digits
will be selected by groups in the proper sequence at regular
Intervals determined by another clock Independent of the re-
corder. These digits will be decoded and filtered to restore
the original information. Errors will be functions of the
coding and decoding processes, and will be independent of
flutter, wow, and amplitude distortion in the tape.
A method was developed for selecting the digit groups
in the proper sequence at regular intervals. In actual oper-
ation one of the Individual selector sections did not perform
properly, which prevented the system from achieving the de-
sired over-all operation.
It was concluded that the method devised is both feas-
ible and practical, although for high sampling rates an im-
provement in pulse recording techniques is required.
Secondly, it was determined that any such method
requires an auxiliary servomechanism to compensate for long-
term errors (e.g. stretch In the tape).
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The primary purpose of this thesis is to determine a
means for reducing the time and amplitude distortion
associated with the recording and playback processes when
time-varying information is stored on any recording device.
In the analysis of information which has been recorded, these
errors limit the degree of precision possible and can result
in losing the original information altogether.
Time distortion arises when equal intervals of time in
the original information are reproduced at unequal intervals.
Orig
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Figure I - Time Distortion
Figure I shows the unequal intervals which can result
from time distortion. It should be noted that the amplitudes
have not changed but that the time axis is distorted, thus
distorting the entire waveform.
Amplitude distortion arises when the amplitudes of the
reproduced Information are not all directly and exactly




Figure II - Amplitude Distortion
Figure II shows such distortion. It should be noted
that the time intervals are equal but that the amplitudes
follow (in this case) a square law.
In actual recording systems, time distortion takes the
form of wow and flutter. Wow is a low frequency speed
variation of the playback mechanism such as would be caused
by an eccentric phonograph record. Flutter is a high fre-
quency speed variation such as would be caused by a flat
spot on a phonograph motor drive shaft or on a tape drive cap-
stan in a tape system. Flutter and wow can also be caused by
vibration of transducers. f2J
Amplitude distortion is introduced into recording by
non-linearity at any point in the process. There are am-
plifiers and transducers, and the medium Itself, all of
which are subject to amplitude distortion.
Modern high-fidelity equipment reduces time and ampli-
tude distortion by brute- force methods. Heavy moving parts
have the inertia to keep vibrations down, and close machinery
tolerances prevent flat spots and backlash. Synchronous
2

motors assure constant-speed drive. Nevertheless, wow and
flutter are still present. Amplitude distortion is reduced
by high quality amplifiers and a high frequency "bias 11 or
magnetic dither superimposed on the recording signal. These
methods do not achieve perfection either where precise
amplitude Information is required.
This thesis investigates an entirely different method
of eliminating these distortions. The method is to record
the information in the form of samples , which will be taken
sufficiently often to contain all the Information. These
samples will be recorded In digital form as pulses in a
multi-channel recording system.
Sampling is the process of taking a sufficient number of
points on a curve to define the entire curve. Figure III shows
a waveform before and after sampling, and Table I shows the
sampled values.
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Figure III - Sampling Table I - Samples
There are certain advantages to this system of recording.
First of all, it is a digital system which operates on the
Appendix A describes the mathematics of sampling,

presence or absence of pulses, and is not subject to errors
caused by amplitude distortion while the information is in
digital form. Of course, there are problems associated with
the conversion of the Information to digital form, but con-
verters are available commercially and the problems have been
solved. The point is that it would be the converters that
would Introduce any amplitude distortion, and not the re-
cording system with this method.
The second great advantage of sampling is that each
sample is Identified with a particular Instant of time. It
Is therefore possible to reproduce each sample at a parti-
cular instant of time. This would thus eliminate any time
distortion which might be present.
There are also obvious disadvantages to a sampling and
coding system of recording. First, sampling Imposes a fre-
quency limitation on the sampled information and a band-
width requirement on the electronic apparatus. Second, the
multi-channel recording leads to large and expensive
apparatus
.
Sampling has been tried before. A thesis by Hltt [l3
investigates recording samples as pulses of varying duration
on a single channel. One of the limitations was the diffi-
culty of storing the analog information contained in the
samples. Also, the pulse interval must be longer than the
longest pulse, so there is an upper frequency limit on such
a system.
The system proposed in this thesis is shown in a
- 4 -

functional block diagram in Figure IV. The Information to
be recorded is put into a coder. A periodic clock input
causes the coder to sample and encode the information in a
digital system. The output of the coder then triggers pulse
generators which supply the inputs to drivers of the record
windings of a magnetic tape recording system. A periodic
"marker" pulse is recorded along with the digit pulses in
order that the groups of digits may be identified con-
veniently later. Thus the information is stored as periodic
binary digital samples on the magnetic tape.
For playback the pulses which now have time distortion
Introduced by the recording system are first amplified and
then stored in a Variable Delay Memory Unit. The average
delay is such that there is a backlog of several groups of
digits in the memory. A perfectly regular clock pulse then
picks out the groups of digits in sequence and causes them
to trigger the Read-Out Pulse Generators. The read-out
pulses are decoded by the Decoder. The output of the
Decoder requires only passive filtering to restore the
original information, without time or amplitude distortion.
Such a system as this naturally requires components
capable of performing the desired functions. There are, how-
ever, certain specifications which are implicit in this
method.
The coder in the recording system and the decoder in
the playback system must be able to perform their respective
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The sub-system consisting of record pulse generators,
head drivers, record heads, tape, playback heads, and playback
amplifiers must be capable of recording and reproducing the
pulses at the sampling rate. However, it is only necessary
that the reproduced pulses be detectable and unambiguous.
They need not be similar to the recorded pulses.
The variable delay memory unit must have sufficient
maximum delay available to store information which arrives
too early, and it must have sufficient average delay to en-
sure always having Information stored when the arriving
information is too late. Thus, its capacity is a direct
function of the time or position error of the tape transport
system.
The read-out pulse generator is simply a matching
device to make the output of the memory system suitable for
operating the decoder.
The output filter must be designed to separate the
desired Information from the analog samples put out by the
decoder.
The primary nature of this thesis, then, is to determine
the numerical specifications for, and limitations on» the
equipment between coder and decoder, and with the development





This thesis proceeded concurrently along two paths. One
was the development of the variable delay memory unit with
regard to the ultimate performance desired, but without con-
sidering the limitations of the tape recorder actually
available. The other path was the determination of the
characteristics of the actual recorder and the development
of techniques for recording and reproducing pulses with the
recorder. This approach was justified since magnetic tape
recorders vary greatly in their characteristics and are still
subject to much Improvement. Because of this the parts
external to the basic recorder should not limit the overall
system.
B. Variable Delay Memory Unit
The variable delay memory unit is a system for storing
groups of digits when received and releasing them when
called for by a periodic clock. The storage means may be
electronic flip-flops, magnetic memory units, or any other
bl-stable or poly-stable device. It was decided that a
simple magnetic memory would be suitable, especially since
it is quite insensitive to noise and consumes no power while
idling. This decision means that part of the system must
deal in binary digits.
The use of binary digits has already been tacitly
accepted in the introduction. The relation between the
desired amplitude accuracy and the number of digits per
- 8 -

sample is therefore specified . Since some commercially
available coders use eleven binary digits and are capable of
amplitude accuracies of t 0.1# of the maximum amplitude, the
system should be capable of processing at least eleven tape
channels to retain this degree of amplitude accuracy.
C. Memory Matrix Shift Register
In the introduction it was mentioned that each sample on
the tape corresponds to a particular instant of time. A
simple means for keeping these samples in order is to move
the groups of digits, as they are played back, through a multi-
channel shift register, as shown in Figure V.
The register shown in Figure V can move groups of three
digits from stage to stage by means of advance pulses applied
simultaneously to all the memory units. When an advance
pulse is applied to a memory unit, it causes the digit in the
unit to be moved into some sort of delay element, which feeds
the digit into the next memory unit after the advance pulse
has ended. This delay prevents Interference between Incoming
digits and the advance pulses.
The variable delay function can now be realized. As
the information in the form of groups of digits or "words"
moves from stage to stage in the shift register, a counter
can keep track of the position of the most advanced word.
It can also read it out of the register and into the read-out
pulse generator of Figure IV when so ordered by the synchro-








































The use of magnetic memories, especially in a shift
register, has again Implied limitations on the associated
apparatus. All of these limitations stem from the fact that
a magnetic memory unit can only respond to one stimulus at a
time. The limitations are:
1. There must be a delay in the flow of Information
from unit to unit, as already described.
2. The duration of the advance pulse must be suffi-
cient to switch the cores in the memory units,
but shorter than the delay time between units.
3. All inputs must be accomplished in the first
stage before the advance pulse is applied.
4. There must be some means of preventing time
coincidence between the advance pulse and the
clock, or read-out pulse.
5. The system must always be ready to receive and
store more information when it is reproduced
from the tape. This results from the use of
magnetic tape which is continuously in motion
and does not stop and wait to be sensed.
Limitations 1 and 2 state a shift time (or shift rate)
for the shift register, and for the individual memory units.
Limitation 3 merely states that a "late" digit will not
enter the memory unit at the proper time.
Limitation 4 leads to a fundamental pulse rate limitation
11 -

on the overall system, and will be discussed In detail shortly.
Limitation 5 implies the existence of a buffer memory
stage which is immune to the clock read-out, since the input
digits, which are continuously coming off the tape, must have
some place to go- if they should occur during a clock pulse.
These limitations can be met in the sub-system shown in
Figure VI, which is a block diagram of the Variable Delay
Memory Circuit.
E. General Operation of the System
The pulses from the playback transducer are amplified
and applied to a synchronizing memory input stage. These
input pulses include binary digits and a group marker, with
varying amounts of time distortion. The marker samples the
digits, then afterwards initiates a new marker or advance
pulse, thus meeting limitation 3. (Here it is assumed that
the lack of synchronism between pulses is small.) As the
digits are sampled, they are stored in magnetic memories;
thus limitation 3 is met.
The new marker and a synchronizing clock pulse are
applied to an anti-coincidence circuit, which has the function
of preventing interference between the two pulses in later
operations. This will meet limitation 4 and is described in
detail below. The output of the anti-coincidence circuit is
non-interfering pulses.
The non-coincident marker is applied to the buffer
memory units in the input stage and to a modified multiple









































all advance windings in both places. Thus, with respect to
the marker, the system is a multi-channel shift register, and
the information still has time distortion as it advances from
stage to stage.
The marker and clock are both applied to a combination
of memory units and gates in the read-out selectors.
This system selects the group of digits whose turn it
is to be read out of the memory matrix and gates the clock
into that stage of the memory matrix whenever a clock pulse
appears. Since the clock is regular, the output is regular
and time distortion has been removed from the information.
Logic diagrams of the four blocks of the variable delay
memory unit will now be presented. Circuit diagrams and
design techniques are included in Appendix C.
F. Operation of the Synchronizing Memory Input Stage
Figure VII shows the synchronizing memory input stage.
It is assumed that the marker and digits do not occur exactly
simultaneously, but contain varying small random delays.
The marker input is delayed slightly and then triggers
a gate generator. The delay allows any late digits to
arrive, but is not long enough for any early digits to have
terminated.
Each digit enters via a delay stage, which delays the
digit only if it is necessary in order to account for some
fixed misalignment of the playback transducers.
The digits and the marker gate pulse are applied to a


































































during the marker gate pulse, thus synchronizing them. The
synchronized digits are then stored in the buffer memory
units by an input driver.
The end of the marker gate pulse is applied to the
anti-coincidence circuit which returns an advance pulse to
advance the digits to the memory matrix.
G-. Anti-Coincidence Circuit
It has been mentioned that some means of preventing
interference between advance, or marker pulses and clock
pulses is required. This is Limitation 4, above. The
statement was made that Limitation 4 leads to a fundamental
limitation on pulse repetition rate for the overall system.
Although the basic limitation is obvious, its corollary is
not.
The limitation can be stated in another way: since the
clock pulses must be perfectly regular, any marker pulse
which would interfere must be postponed until such time as
it will not Interfere.
The logic of the anti-coincidence system devised is
shown in Figure VIII. The time analysis corresponding to
the method is shown in Figure IX. The following discussion
applies to both figures.
In analyzing the function of the anti-coincidence cir-
cuit, its final complexity was necessitated by the following
considerations
.
1) Rise and fall times do not occur instantaneously.
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transients In the circuit to die out.
The following paragraphs present in detail the logic involved
in achieving the desired anti-coincidence function.
If a marker pulse advances the information in the memory
matrix, there will be a short period of time when the system
would not be sensitive to a clock pulse, due to the delay
between memory stages. The postpone function must therefore
be able to commence before the clock pulse.
A simple method of achieving the implied prediction is
to activate the postpone function with a clock pulse, and to
initiate a new clock pulse after a short delay.. This is
shown in the top line of Figure VIII and in lines 1, 2, and 3
of Figure IX. The postpone function is partially accomplished
by the inhibit enabling gate , which is initiated by the input
clock as shown in the second line of Figure VIII and line 4
of Figure IX. It is only accomplished, though, when it is
needed, as has been previously noted.
The marker input pulses are delayed in two separate
channels. The inhibit delay
,
which may be zero, depends on
the details of the synchronizing memory input stage. The
marker delay must be slightly longer, for a reason to be
shown later. The inhibit delay is in line three of Figure
VIII and 7 of Figure IX. The marker delay is shown in lines
4 and 8, respectively.
The "and" gate following the inhibit delay block of
Figure VIII will give an output only if both of the indicated
inputs are present. Assuming the situation shown to the left
- 19

of Figure IX, there is coincidence and the two inputs are
present. The "and" gate therefore initiates the action of
the inhibit gate generator.
The inhibit gate, shown in line 7 of Figure IX, lasts
beyond the end of the Inhibit enabling gate.
Since coincidence has been assumed, the end of the
marker delay occurs during the time of the inhibit gate.
Therefore, the "and not" gate shown following the marker
delay in Figure VIII does not give an output. If there were
no coincidence, there would be no Inhibit gate pulse and the
marker delay would Initiate the actuator marker, as shown in
Figure IX, line 10, on the right hand side.
The reason why the marker delay is longer than the
inhibit delay is now apparent. There is necessarily a
switching transient at the onset of the inhibit gate pulse,
and this transient must be allowed to die out before the
inhibiting takes place.
For a similar reason, a restored marker delay is
necessary if the inhibited marker is to be restored as soon
as possible. This delay is initiated by the end of the in-
hibit enabling gate, as shown in line 5, Figure IX. The "and"
gate following the inhibit gate generator will Initiate the
actuator marker if the end of the restored marker delay
occurs during the inhibit gate pulse.
H. Time Analysis
On Figure IX are marked the time intervals of interest.
Interval A minus Interval E is the total time,
- 20 -

including advance pulse and delay, required
to advance digits from memory unit to memory
unit. (Limitation 1).
Interval B is the drive pulse duration for the
memory units.
Interval C + interval D is the recovery time for
the selector arrangement. It is not necessary
to allow digits read out by the clock to remain
in the memory unit. These digits, once read out,
may be forgotten.
Interval D is the fall or decay time of the
Inhibit gate.
Interval E is the rise time of the inhibit gate.
Interval F must be longer than A + B + C + D, in
case the inhibit gate pulse is Initiated Immediately
after the clock input.
Interval G is the difference between the average
marker interval (which equals the clock period)
and the minimum marker Interval. It should be
noted that G- is not the total time error, but the
maximum Incremental time error of the marker pulses.
Interval H is the minimum time between a postponed
coincident marker pulse and a marker pulse which
does not suffer postponement.
From these definitions, the following equation is self-
evident:
P = Maximum Marker Postponement = A+B+C+D-E (1)
- 21 -

This postponement represents a time distortion of sorts
which has been introduced deliberately in order to avoid in-
terference between actuator marker and actuator clock. An
additional time distortion is represented by interval G-.
Therefore, we can define a maximum equivalent Incremental
time distortion T.
Tmax " A+B+C+D-E+G (2)
The remaining time between actuator marker pulses is
interval H, which has a minimum value when the equivalent
time distortion is a maximum.
Hmin = f£ ~
Tmax (3)
Where f c is the clock frequency.
Obviously, Hm in must be long enough for a complete
information shift in the memory matrix.
Hmin * B + M (4)
Where M is the necessary memory delay.
Combining (2), (3), and (4),
1
c
5r-«A + 2B + C + D-E + G + M (5)
This equation can now be simplified.
A = B + M + E (6)
i_=3B+2M+C+D+G (7)
fc
By proper attention to design details, we can make the
selectors recover as rapidly as we please. Ideally, we can
make the selector recovery time C + D reduce to zero.
- 22 -

Furthermore, if the time distortion is of low frequency, then
the incremental time error G- may become very small for high
sampling rates. Thus we can say that, Ideally
c = 3B + 2M *8 *
This shows that the clock frequency, and therefore the samp-
ling rate, is less than half the advance rate of the basic
shift register.
The marker delay and inhibit delay do not enter into
either of the last two equations. The reason is that these
delays need not be long ones. It is only essential that they
should not be long enough to cause a postponed marker to occur
during or after the time when the next marker is reading-ln
to the synchronizing memory input stage. If this is the case
then they have not violated Limitation 5.
The reason for having the inhibit delay at all depends
on the source of the marker input. This source may corres-
pond in time to the playback marker from the playback trans-
ducer itself, or it may correspond to the beginning or end
of the digit read-in gates. It is in any case necessary to
allow the read-in function to be completed.
I. Read-Out Selector Logic
The system as described so far has stored the incoming
digits in a memory unit matrix and is providing non-coincident
clock and marker pulses for read-out and advance of the
digits.
It is necessary to keep track of the position of the
23 -

most advanced word In the memory matrix and to read out that
word with each clock pulse. A method for selecting the most
advanced word is shown in logical form in Figure X. A system
of memories and gates does the selecting.
The selector memory units shown are continuously sensed
by the gates. They are therefore different from the digit
memory units, which are sensed only intermittently. The
selector memory units have two stable states. A "+" state Is
caused by receiving an input from the left hand (marker)
gate and a - state is caused by receiving an input from
the right hand (clock) gate.
The operation is as follows: Consider an initial con-
dition of no information stored and all selector memory units
in the "-" condition. Then no selector gate Is sensitive.
If a group of digits is now read into the memory input stage,
the accompanying marker will (1) set selector memory unit 1
to the "+" condition, and (£) advance the digits into the
memory matrix. After a brief delay, marker gate A and clock
gate 1 become sensitive.
There are now two gates which are sensitive. If the
next event is a clock pulse it accomplishes the following:
(1) Selector memory unit 1 Is switched to the
"-" condition.
(2) The clock Is applied to stage 1 of the memory
matrix.
(3) The "and" gates at the digit outputs are sensitized.
(4) The digits in memory matrix stage 1 are shifted to
-24-
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stage 2, where they are out of reaoh and
"forgotten."
(5) As the digits come out of the stage 1 memory units,
they are also sensed by the digit output "and"
gates. Since these gates are sensitized during
this time, the digits are read out through the
gates.
(6) After a short delay, clock gate 1 and marker
gate A are desensitized.
If the event had not been a clock pulse, but had been
a marker pulse, then it would have accomplished the following:
(1) Selector memory unit 2 would be switched to the
"+" condition.
(2) The digits in memory matrix stage 1 would be
advanced to stage 2. New digits would be stored
in stage 1.
(3) After a short delay, clock gate 2 and marker gate
B would be sensitive.
Continued analysis shows that the selectors are merely
unit counters which can add or subtract one digit at a time.
The gates corresponding to the change from "+" to "-" in the
selectors indicate where digits can be inserted. Marker
inputs add one "+" and independently shift all digits in the
matrix. Clock inputs subtract one "+" and read out the single
stage of digits corresponding to the "+" subtracted.
The digit output "and" gates will have concurrent
26 -

inputs only when there Is a clock pulse applied to the system
Marker pulses may cause some small transmission, depending on
the details of the gating circuit, but cannot cause full out-
put, since there is no clock pulse applied simultaneously.
The delay between selectors must be long enough to pre-
vent a chain reaction to a single clock or marker pulse. If
excessive, it contributes to the effective selector recovery
time and limits the playback rate, and therefore the initial
sampling rate.
Terminal gating arrangements on the selectors can be
simpler, as shown for selector memory unit 1. In this case,
there is no marker gate at all, for any marker pulse cor-
responds to Information being stored in the first memory
matrix stage.
Although the marker gate has been omitted entirely from
the initial stage, the clock gate may not be omitted entirely
from the final stage. The clock must only be able to sense
the final digit memory stage when it is desired; otherwise
it is possible for it to read-out "forgotten" information.
J * Circuit Details
The circuits which are required to accomplish the
functions so far described were designed, constructed, and
tested. Details of techniques and schematic diagrams are set
forth in the Appendix.
K. Desired Result
The proof of the operation of the system described would
be a single stationary oscilloscope pattern showing a pre-
- 27 -

vlously recorded repetitive sequence of digits being played
back without time distortion. A similar, but moving, pattern
showing the same sequence of digits with time distortion
might appear as a low-amplitude background or noise. Figure

















L. Evaluation of Tape Recorder
The special machinery actually on hand at the beginning
of this thesis consisted of an Ampex Model 307 seven channel
tape recorder, including the tape transport or "top plate"
and seven electronic chassis. Each chassis included a
- 28 -

complete record amplifier with bias oscillator and a complete
playback amplifier. An instruction manual was available
which included over-all specifications on the machine and
schematic diagrams of the components.
The instruction manual gave the following characteristic!
for the recorder operating at a tape speed of 60 inches per
second:
TABLE II
Ampex Model 30? Tape Recorder Specifications f5]
Frequency response: ± 3 db 200 to 80,000 cps
down no more than 10 db at 100 and 100,000 cps
Tape saturation 20 db above recommended operating
level. Tape used was 1 mil oxide on 1 mil mylar.
Flutter and wow: Well under 0.1^ rras , measuring
all flutter components from to 300 cps using
a tone of 3,000 cps.
Record amplifier normal operating input 1.23
volts rms
.
Playback amplifier - normal output 1.23 volts
rms
.
Harmonic distortion: Less than ~L% rms.
It was recognized at the outset that the recorder was
not intended for pulse work. The rather complete specifi-
cations given above and in the manual are quite uninformative
when the recorder is to be used for pulse recording. For
example, wow is given as a percentage. The Information
needed is the maximum total time (or position) error in the
record-playback process, since this error governs the number
of stages required in the selectors and memory matrix.
Frequency response of the recorder as a system is given
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In terms of an upper limit. Step-input transient response is
more desired, because of the intrinsically transient nature
of pulses. More information about the record and playback
heads is needed. Recorder characteristics for this thesis
were obtained both experimentally and analytically.
M. Pulse Response of an Ideal Tape System Analytic
In order to determine the pulse response of an ideal
tape system, an Investigation of a tape moving with velocity
v over the record and playback heads, each having an air
gap of width d, is considered. A square pulse of magnetiza-
tion of duration t is assumed applied to the record head.
All self-inductance effects, fringing effects, and effects of
tape thickness and material are neglected. The system thus
described will now be treated as an ideal system.
The magnetized spot on the tape will be of length x«
J? = d + vt (9)
On playback, the spot will influence the playback head
from the Instant the leading edge of the spot enters the air
gap until the instant the trailing edge leaves the gap, for a
total distance of d +j? • Therefore the pulse is stretched
to a new duration t
t
.
t, = <*£ - 2d + t (10)
Ideally, t 0, but practically, t must be long enough
to overcome the self-inductance of the record head.
The playback waveform will not be an ideal square pulse.
The influence of the ideal magnetized spot on the tape starts
at zero with the leading edge of the spot entering the gap,
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rises uniformly to a maximum value as the leading edge cros-
ses the gap, remains at the maximum until the trailing edge
enters the gap, and then falls uniformly to zero as the
trailing edge crosses the gap. The differentiation caused
by the head itself will then cause the output voltage to be
two ideal square pulses of opposite polarity, each with a
duration ^ and with a dead space in between of t.
These waveforms are shown in Figure XII.
The net effect of ideal tape recording and playback on
pulses is then seen to be a direct reproduction, followed by
a delay, followed by an inverted reproduction. The pulses
reproduced do not depend on the recorded pulse length, but
the delay does.
In a practical system, the output pulses will be rounded
and, perhaps, stretched due to the fringing effects and
transducer time constants. The input pulse must therefore be
long enough to prevent excessive interference between the two
output pulses it causes.
N. Determination of Transducer Characteristics
The method for determining the pulse characteristics of
the Ampex heads and tape consisted of recording pulses of
varying strength and duration and playing them back through
a wide-band (video) amplifier.
The recording equipment consisted of a one-shot multi-
vibrator driving a pentode current amplifier. A pentode was
chosen because of the constant-current characteristic ob-
tainable, and the ease of current variation by changing screen
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grid potential. The pulse length was varied by varying time
constants in the multivibrator. A bias current was applied to
the record head so that the steady state would correspond to
one polarity of magnetization, and the recorded pulses would
correspond to the opposite polarity.
The video amplifier consisted of two pentode amplifier
stages followed by an over-biased triode. The object here
was to make the triode respond only to the first pulse of the
two played back.
Schematic diagrams for the special record driver and
video amplifiers are given in the Appendix.
0. Measurement of Time Distortion
Time distortion was measured on an oscilloscope by means
of a Lissajou figure and also with a method involving a
linear sweep.
The Lissajou figure method is described as follows:
If a recorded sine wave is displayed on the oscilloscope X
axis, and a sine wave from a stable source of the same fre-
quency is displayed on the Y axis, the net effect will be an
elliptical pattern. If there is no time distortion in the
played back sine wave, then the pattern will be stationary.
If the phase relationship between the two waves is Just
right, the ellipse may degenerate into a straight line.
Time distortion is equivalent to phase modulation of
the playback sine wave. A time error of e seconds will




The straight line pattern is obtained for four different
phase relationships 90° apart. If the Lissajou pattern
varies between two of them, then the maximum peak-to-peak
phase error is 90°. Such a varying pattern is ambiguous
because it may represent "passing through," rather than
"stopping." On the other hand, If the Lissajou pattern al-
most closes, then there is no ambiguity.
By changing the frequency of the signal source, we can
find a frequency such that the maximum peak-to-peak
phase error is slightly less than 90°, and the oscilloscope
pattern can be made to vary between two very narrow ellipses.
In such a case we can say
6 =
37 (11)
In the linear sweep method, pulses of short duration
and low frequency are recorded and played back. The playback
pulses are displayed on a linear sweep with the oscilloscope
synchronized from an external source of the same frequency
as the original pulse repetition frequency.
If there is no time distortion, then there will be a
steady pattern presented. If there is time distortion, the
pulse displayed on the oscilloscope screen will swing back
and forth. The total excursion of a point on the pattern
represents the maximum peak-to-peak time distortion directly,
and is unambiguous. Long-term effects will show up as a
slow drift of the swinging pattern.
P. Test Programming
The Individual chassis were tested and adjusted when
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they were constructed. The entire system was tested as a
group when all the chassis were completed.
Proper testing required test program generators. A
special program generator was built for testing the anti-
coincidence circuit and the read-out selectors; square wave
generators sufficed for programming the over-all system.
The program generator built for testing the anti-coin-
cidence circuit consisted of two one-shot multivibrators
triggered simultaneously from an external square wave
generator. One of the multivibrators had a fixed period of
50 microseconds. The other had a period variable from 35 to
65 microseconds. The fixed-period multivibrator was used to
provide a simulated clock input to the anti-coincidence cir-
cuit. The variable-period multivibrator provided a simulated
marker input which could be "passed through" the clock Input.
Thus it was possible to simulate coincidence and near-coinci-
dence, and to observe the operation of the antl-colncldence
circuit through the full range of its operation.
The testing of the selectors required the same program
generator and the anti-coincidence circuit. It can be seen
that passing the marker through the clock is equivalent to
adding or subtracting one and only one marker pulse, depending
on the direction. Thus, given an initial condition in the
selector memory units, each selector can be tested for its
own operation and operation of the associated clock and
marker gates.
For programming digit inputs to the record pulse generators
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and head drivers, square wave generators were used. One was
triggered at a frequency of 5000 cps by a 10,000 cps secondary
frequency standard, and provided a trigger for marker record-
ing. It also triggered two other square wave generators, one
operating at 5000 cps and one operating at 2500 cps. These in
turn provided triggers for digit channels, with two different
programs. The 5000 cps trigger was of the same frequency as
the marker and therefore corresponded to a program of ones.
The 2500 cps trigger was half the marker frequency and there-
fore corresponded to a program of alternate ones and zeros.
The program of ones did not lend itself well to testing,
since all ones are alike. The program of alternate ones and
zeros was quite satisfactory because the successive digits
can be distinguished from each other. This is the program
shown in Figure XI as a hypothetical input. The same program
as played back is shown in the Results section in Figure XV.
Q,. Resume of Procedure
The procedure of this thesis followed two concurrent
paths. One was the development of the general system, the
other was the evaluation of the recorder available.
The development of the general system consisted of the
following steps:
1. The decision to use magnetic memory units.
2. An analysis of the special techniques thus required,
e.g. anti-coincidence and synchronizing Inputs.
3. Time analysis. Equation 8 was derived and shows that
the maximum sampling frequency is slightly less than
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half the maximum shift frequency of the magnetic
shift register used In the memory matrix.
4. Selector logic development.
5. Design and construction of the circuitry required.
Details of this portion are to be found in the
appendix.
The evaluation of the recorder consisted of the following
steps}
1. Analytical investigation of pulse recording and
playback.
2. Experimental Investigation of the pulse characteris-
tics of the record and playback transducers and tape,
considered as a network. Pulse duration and record
head drive current were considered.
3. Comparison of the experimental record head drivers
and playback amplifiers with the regular Ampex
equipment that was available.
4. Measurement of time distortion (wow)
.
The procedure was terminated by evaluating the performance
of the individual units constructed for the system and of the





A. Extent of Results
The results from evaluating the Ampex recorder used and






Operation of complete system
The above divisions indicate the major problems that
were encountered In the pulse recording and operation of the
Variable Delay Memory Unit.
B. Transducer Characteristics
The amplified playback waveform from the magnetic tape
is shown in Figure Xllla. The following conditions for re-
cording and playback amplification existed:
Recording
Bias current in record head — 7 ma
Drive current in record head 28 ma
Drive current pulse length 12 /(sec.
Drive current rise and fall time £ Mbgg.
Playback
Playback amplifier 2 stage video amplifier
using 6AK5 tubes (Appendix
No. )
Peak output voltage of playback head-20 millivolts






Playback pulse waveform (50 jus/cm!
Input pulse was 12 us, square
Figure XIII (b)









Under normal conditions the same record pulse
played back through the Ampex amplifier pro-
duced the same waveform as Figure Xllla.
The drive current for recording the pulses was determined
as follows; The Ampex specifications and Ampex circuit com-
ponents indicate that a normal level of input (1.23 volts rrns)
corresponds to about a 7 ma rms record current at the record
head. The bias currents were varied from zero to -18 ma but
showed no effect in the recording capabilities of the head.
Peak drive currents from 20 ma to 47 ma had no effect on
playback waveform or duration. No saturation effects were
observed with peak drive currents of 47 ma. The drive cur-
rent pulse length produced the following effects:
Pulse durations shorter than 10 Jiaeo.
produced no playback output.
Pulse durations from 10 to 20>wsec. pro-
duced essentially the same output waveform
as shown in Figure Xllla.
Shortest playback pulse was obtained from
a drive pulse of 12 ^Uaec.
The above measurements were made on tape
channel 3.
An unexpected problem which developed during the use of
w it
the recorder was wander during the recording and playback
processes. The tape drifted laterally causing very poor
pulses to be played back. When It occurred the playback
pulses on all channels were intermittent and the system




Figure XHIb shows the effects of overdriving Ampex
amplifiers (by adjustment of playback level control, Ampex
component R2714). Peak-to-peak amplitude -40 volts.
Figure XIIIc shows the effects of overdriving the
experimental playback amplifier. Output was taken from
the plate of V606.
D. Time Distortion
Figure XIV gives oscilloscope pictures of a playback
pulse, self-synchronized; a 10 KC timing wave; and a play-
back pulse, externally synchronized. The photograph was
made with simultaneous record and playback at a 1 second
exposure.
The wow picture of Figure XIV is not a true representa-
tion of wow. With record and playback on separate runs, the
time distortion was estimated to be 200 //sec. peak-to-peak.
The presentation had a slow drift, even though the capstan
motor was driven from a 60 cps frequency standard. Because
of this, no photograph could be obtained to give a true
representation of the time distortion present.
The primary wow frequency was variable, but averaged
about 5 cps. The slow drift had a frequency of about i to
£ cps, and was very large, perhaps several milliseconds.
The tape seemed to slip slightly occasionally; therefore,
this figure could only be estimated.
When wow was measured with a Lissajou figure, the
ellipse did not quite close at a recording frequency of 7000




Time distortion - linear sweep
50 /is/cm
Top - playback pulse, self-sync.
Center - 10 kc timing wave
Bottom - playback pulse, clock sync.
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unless record and playback were simultaneous.
E. Head Alignment
There appeared to be slight relative misalignments in
the heads, such that pulses recorded simultaneously on several
heads did not play back simultaneously, but had errors of
several microseconds. With respect to channel 3, channel 4
was 20 microseconds early and channel 5 was 40 microseconds
early.
F. Operation of Complete System
1. The anti-coincidence circuit operated properly at
clock frequencies up to 20,000 cps
.
2. Five of the six selectors constructed operated
properly. The sixth would not switch.
3. The synchronizing memory input stage operated
properly. Figure XV shows an alternate one-zero pattern at
the grid of the memory unit read-in driver, V103A.
4. The memory matrix operated properly as a shift
register. The digit output gates operated properly when the
digit groups were read out by a clock pulse. The background
noise level due to marker pulses advancing the digits, was
high, about 1/3 of the clock pulse amplitude.
5. The overall system, because of the one bad selector,
did not operate properly. The oscilloscope presentation
desired, as shown in Figure XV, was obtained, but when the
marker "passed through" the clock, the "ones" and "zeros"






Alternate ones and zeros






Alternate ones and zeros





6. A photograph (Figure XVI) was obtained between jumps
of the oscilloscope pattern. This photograph shows the de-
sired pattern, and conceals the discrepancy known to exist
in the system.
7. Although the tape capstan motor was driven from a
60 cps frequency standard, and the recorded pulses were
timed from a 10 kc frequency standard, the playback clock
had to be slightly off 10 kc in order to stop the oscillo-
scope pattern at all. A precision variable frequency os-
cillator (Navy type LP-5) was used.
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IV. DISCUSSION OF RESULTS
A. Feasibility of Method
Although the one bad selector prevented the system from
operating satisfactorily, the results obtained from tests of
the Individual selectors, and the fact that the proper re-
sponse of the system was obtained for short periods, indicate
that the proposed method is quite feasible.
The limitations on the method are (!) the limitations
Imposed by the use of magnetic memories already discussed
in the Procedure, and (2) the limitations imposed by the
basic recording system.
The first limitation can be dismls sed temporarily by
putting numbers into equation (7).
1-3B+2M+C+D+G (?)
f c
For the memory units used B = 1 Ms , M = 2^y#sec.
For the selectors built, C + D = 4>4feec.
For the recorder used and any sampling rate
above 10,000 cps, G = 0.
Therefore i- = 12/(sec.
r c
fc = 83,000 cps. (12)
This figure gives such a high allowable sampling fre-
quency that the true llmltatl on on the method Is in the
basic recording and playback apparatus, which cannot at
present be operated at such pulse rates. Furthermore, a
more elegant design of the selectors, and the use of avail-
able higher-speed memory units, could easily push the
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sampling frequency, fc , up by a factor of two.
On the other hand, the basic recording system imposes
severe restrictions. It can be seen from equation (10) that,
with a typical head gap of 0.001 in., and a typical tape
speed of 60 lps, the playback pulse will last at least 33 Msec,
Add to that the drive pulse length and some small fringing
effects and the playback pulse lasts for 50>#sec. This is
the result actually obtained, as shown in Figure Xllla.
Since most of the playback pulse length is caused by gap
distance and tape velocity, there is little that can be
gained by improving tape materials or electronic components.
Attention must Instead be focussed on making _ small.
The 50^sec playback pulse means that the basic re-
corder is limited to pulse rates of about 20,000 pulses
per second. Pulses were actually recorded at this frequency
although at this point the playback pulses had already begun
to interfere with each other. This corresponded to a stack-
ing density of roughly 300 pulses to the inch.
The recording current amplitude affected only output
voltage amplitude, as might be expected. The value of
having a bias current is small, although it would tend to
erase any noise on the tape. This supports the conclusion
drawn above, that improving electronic components will gain
little in over-all characteristics.
In time distortion, there is a different situation.
The entire purpose of this thesis was to circumvent time
distortion by means of electronic apparatus external to the
tape transport mechanism. The results obtained indicate a
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good degree of success, in spite of the weak link in the
selectors.
The basic time distortion present had a peak-to-peak
extent of about 200 y^sec, and a frequency of about 3 cps.
The long term drift may have been due to slippage of the
drive capstan, or to some intrinsic property of the tape or
tape transport. However, since it was possible to follow
the drift by hand, as was done to obtain Figure XVI, the
drift is something which can be corrected. The most obvious
approach is a positional servomechanism capable of correcting
the long term errors, and thus complementing the selectors.
Such a servomechanism might even be able to reduce part of
the basic time distortion, and thus reduce the number of
selector and memory matrix stages required.
The essential method of eliminating time distortion is
still the variable delay process, involving the selectors
and magnetic memories, since a servo probably could not
follow all the time errors involved. An error signal can be
picked off from the selector flip-flops themselves to in-
dicate the "fullness" of the matrix, and this error signal
can be the input to the positional servo required.
The total capacity of the selector-matrix combination
must be at least equivalent to the peak-to-peak time error
in the playback pulses. For any given error, the number of
stages required is proportional to the sampling frequency,
because the capacity of one stage is one sampling interval.
Thus, for a 20,000 cps sampling rate and a 200ytfsec peak-to-
peak time error, only four stages would be required. This
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result Indicates that the system need not be very extensive.
It should be remembered in evaluating the time distortion
results that Figure XIV does not represent all the wow
present, because of the artificial means of stabilizing the
oscilloscope presentation.
B. Recorder and Playback Characteristics
The slight relative misalignment of the heads on the
machine used Indicates a need for some means of mechanical
or electrical compensation. A position error of only 0.001
inch is equivalent to a time error of 17>4Bec at a tape
speed of 60 lps. Therefore some electrical compensation,
such as a delay line, would probably be necessary.
The unexpected problem of wander Indicates a need for
a better guide system to keep the tape from buckling against
the guides as it slides over the heads.
The comparison between the Ampex playback amplifier and
the experimental video amplifier (Figure XIII) does not in-
dicate any significant qualitative superiority of either
when used for pulse playback. The experimental amplifier
does have the advantage of simplicity and low power con-
sumption
,
since it is not required to have good low- frequency
performance. Accordingly, similar small amplifiers are
recommended for use in any future Investigations along the
line of this thesis. On the other hand the squaring output
stage of the experimental amplifier cannot be recommended
in spite of the good results obtained (Figure XIIIc) , because
it is not able to take advantage of the mid-pulse crossover
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shown in Figure XHIa and b. This crossover is the most
detectable change in the playback pulse if any unforeseen
conditions should reduce its amplitude.
The pulse characteristics of the recorder were obtained
using 1 mil oxide on 1 mil mylar tape. It is realized that
varying the tape composition and thickness could influence
the results obtained, but these effects were not considered




1. The proposed method for eliminating time and amplitude
distortion in recording, i.e., sampling and coding, is
feasible and practical.
2. Transducer air gaps and tape velocity are the primary
limitations on sampling rate in such a system.
3. A positional servomechanism is needed to correct for
any accumulated long-term position errors in the tape
transport mechanism.
4. The relative alignment of the individual channels of
the tape heads must be corrected, either mechanically
or electrically, to give exact alignment.
5. The playback amplifiers do not need to be large.
Simple two- or three-tube amplifiers are satisfactory.
6. The other components constructed were satisfactory, ex-
cept for a single stage of the selectors, which prevented
the system from operating as intended.
7. Equations were developed for determining the maximum
sampling frequency.
The lower limit on sampling Interval is given by
equation (7)
.
i_::3B + 2M + C + D+G- (7)
In the ideal case, C + D + G- —^0 and the maximum
sampling frequency is
fc = 3B + 2M (8)
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Where B is memory unit drive pulse length, M is memory
unit delay time, and C, D, and G are as shown in
Figure IX.







£S + t (10)
Where t
/
is playback pulse length, d is gap length, v
is tape speedy and t is record pulse length. Waveforms




1. Smaller transducer gaps or higher tape speeds If possible
should be used to reduce — if high sampling rates (e.g.
50 KC) are desired.
2. A positional servomechanism should be used to drive
the tape capstan.
3. A means for preventing "wander 11 in the tape alignment
should be provided.
4. A means for aligning precisely the individual channels
of the transducers in a multi-channel recorder should
be provided.
5. Playback amplifiers should be designed to take advan-









1. The Mathematics of Sampling
The following analysis, while not a rigorous proof, is
a simple demonstration of the Hartley-Shannon sampling law, C
which may be stated thus:
In order for periodic samples to represent
a waveform completely, the sampling frequency must
be at least twice the frequency of the highest-
frequency component of the sampled waveform. (j4J
Suppose that a waveform has the amplitude-frequency
spectrum shown in Figure XVIIa, and is sampled periodical-
ly by an impulse of repetition rate or frequency f8 . This
sampling corresponds to multiplication in the time domain
or convolution In the frequency domain. The time domain
representation of sampling was shown in the text in Figure
III.
The convolution process shifts the spectmim of the
original wave (Figure XVIIa) to the center frequency of each
of the individual components of the spectrum of the sampling
wave (Figure XVIIb)
,
giving the result shown in Figure XVIIc.
The information in the sampled wave can be recovered
from the samples by filtering the samples so that only that
portion of the spectrum which represents the original wave-
form is recovered from the samples. This requires only a
low-pass filter.
If the sampling frequency is too low, then the shifted
positions of the original spectrum will overlap, and no
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a) Spectrum of original waveform
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b) Spectrum of a periodic impulse
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c) Spectrum of the original waveform after sampling





d) Spectrum of the original waveform after sampling
iPs<2fm Ampl.
-5fs -f fl f6 SfB Freq,
Figure XVII
Spectra Illustrating the Hartley-Shannon Law
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portion of the sample spectrum will represent the original
spectrum. 3uch a condition is shown in Figure XVIId. This
condition will arise when the sampling frequency is less than
twice the highest frequency present in the original waveform.
2. Binary Numbers
The binary system of numbers is a system involving only
two digit symbols, which may be M l w and U M
,
M +" and M -" , or
"on" and M off M . In such a system, our decimal 2 would equal
binary 10 and decimal 3 would equal binary 11.
Since a digit in any position can have only two values,
a binary number of n digits can represent only 2n different
quantities, the same as a decimal number of n digits can
represent 10n quantities.
As stated in the text of this thesis, the advantage of
binary digits is their extreme simplicity. An on-off system
can be thought of as a group of randomly selected light
bulbs In digit positions. Bright or dim, red or blue, "on"
and M off M still mean the same. Any other system would re-
quire the lights to be, perhaps, "on-bright", "on-dim", or
"off", if the system involves three possible digit values.
Amplitude distortion can make strong pulses into weak ones,






1. Synchronizing Memory Input Stage
The general purpose of this component Is to transfer
pulses from the tape playback amplifiers into magnetic
memory units. They are synchronized with the marker channel
for reasons described in the text.
The synchronizing part of the circuit is the marker
channel, shown schematically in Figure XXb. The input to
this channel is taken from the experimental video amplifier,
which gives a negative pulse output corresponding to the
first portion of the playback pulse of Xllla.
The negative input pulse cuts off V104A very quickly,
causing a sharp rise in the voltage at its plate. This rise
triggers the marker delay generator, V105. The delay is
needed for two reasons: (1) the digit channels are triggered
by the mid-pulse crossover shown in Figure Xllla, and (2) the
marker delay should be extended to sample the middle of the
digit pulses.
The marker gate generator, V106, is triggered after the
marker delay and provides a negative-going 5>qsec gating
pulse for synchronizing and memory unit read-in. V102B Is
a cathode follower which routes the gating pulse to all the
digit channels.
A single digit channel is shown in Figure XXa. This




The input network 0101 - R101 - D101 causes the changing
voltage at the crossover time to trigger digit gate generator
V101. The output pulse of V101 is D.C. - coupled to the
coincidence marker stage, V102.
V102 can receive Inputs on both grids. If it receives
only the negative-going marker gate pulse, its voltage output
across R113 is an 18-volt positive pulse. If it receives
the marker gate during a digit gate pulse, its output is
40 volts. These two conditions are inputs of "zero" and
"one", respectively.
The gated digits are applied to the grid of V103A.
This tube is biased 40 volts below cutoff. A M zero" input
does not raise the level of the grid sufficiently to cause
conduction. A "one" input causes full conduction and reads
a "one" into the single memory unit connected to the plate
of V103A.
The trigger for the anti-coincidence circuit is taken
from the plate of VI 06. Because it comes at the beginning
of the marker gate, the marker delay in the anti-coincidence
circuit must be at least as long as the marker gate.
2. Anti-coincidence Circuit
The delays and gate pulses in the anti-coincidence
circuit are all generated by one-shot multivibrators, as
shown in Figure XXI.
A clock input from an external source la applied to
V201, which generates the clock delay. At the end of the
delay, the rising cathode voltage of V201 triggers actuator
clock generator V202. The 1-^sec actuator clock pulse is
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Inverted by V203, which Is D.C. - coupled to clock output
connector J202. The output at J202 is normally +180 volts
D.C, but drops to +150 volts during a clock pulse.
The clock Input Is also coupled to V204, which generates
an inhibit enabling gate pulse. At the end of this pulse
the restored pulse generator is triggered.
The marker input from the synchronizing memory input
stage comes in at J203, and triggers both the inhibit delay
and the marker delay.
If the end of the inhibit delay occurs during an inhibit
enabling gate pulse, then the D.C. level of the input grid
of the inhibit gate generator, V207 and V208, is sufficient
for the additional pip coupled through C217 to trigger the
multivibrator action. The cathode potential of V207 then
falls almost to zero, and this cathode potential performs
the various gating functions.
"And not" gate V209B will ordinarily conduct at the
end of the marker delay pulse generated by V210. However,
if the end of that pulse occurs during the inhibit gate
pulse, the grid potential of V209B is lowered by current
flowing through D202 and R256, and the gating function can
therefore be seen to take place in the presence of the de-
layed trigger from V210 and in the absence of a pulse from
V207.
"And" gate V209A will conduct only if its cathode po-




It can be seen that, for every marker pulse input,
either V209B or V209A will conduct, thus triggering actuator
marker generator V211. Marker output stage V212 then inverts
the pulse in the same way as V203 inverted the clock pulse.
The reason for cathode follower V208 in the middle of
the inhibit gate generator is that R241 must be so large for
proper gating that the recovery time of the multivibrator
would otherwise be too long.
5. Read-Out Selectors and Core Drivers
The selector schematic, Figure XXII shown shows only
three of the six stages constructed, the two terminal stages
and one of the four Identical intermediate stages.
The selector memory units are electronic flip-flops:
V302, V306, and V310.
The gating tubes are V301 , V302 , V309, and V310. The
operation of V301B and V301A will be described.
Assume that the initial condition is that digits are
stored in memory stage 1. The left hand section of V310,
and the right hand sections of V306 and V302 are conducting.
Then the grids of V301B, V309A, V311A are at a potential of
approximately +150 volts, and the other gate tube grids are
at approximately +125 volts. All gate tube cathodes are
normally at +180 volts, so they are all cut off.
If now a marker pulse is received at J302 (from J204)
,
the cathode potentials of V301A, V301B, and V309A will all
be lowered to +150 volts. V301B conducts, switching V306.
V309A also conducts, but does not switch V310 because it is
already in the "+" state.
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At the same time, the marker pulae is applied through
C308 to the #3 grids of V304, V307 , and V312, cutting off
plate current flow in those tubes. This allows the grids of
V305, V308, and V313 to rise from approximately -85 volts to
ground potential, thus allowing V305, V308, and V313, which
are the core drivers, to pulse their respective memory matrix
stages and advance all the information one stage. After this,
there will be new information in stage 1 and the previous
digits will be in stage 2. V306 has been switched and the
selectors properly reflect the condition of the memory matrix.
When V306 switched, it changed the gate tube grid vol-
tages so that now V303B and V301A are sensitive, and V311A
and V301B are not.
If a clock pulse is received at J301 (from J202), only
V303B will conduct. It will switch V306 and simultaneously
apply the clock pulse to grid #1 of V307 , cutting it off
completely. This will apply the clock pulse to V308 and
pulse the corresponding memory matrix stage.
Connections to the memory stage are made directly from
the driver tubes by means of plate cap connectors.
4. Memory Matrix and Read Out
The memory matrix is a modified shift register as shown
in Figure XXIII. The modification consists of diodes D401,
D403, D405, D410, etc. These diodes route all output
pulses to the grids of the read-out tubes. However, these
tubes only operate when plate voltage is applied through
cathode follower V402. This, in turn, only happens when an
input clock pulse cuts off V401A.
- 62 -

5. Pulae Peakers and Recording Drivers
The pulse peakers and recording drivers serve two pur-
poses. When used at the output of the core matrix and read
out chassis, the multivibrators are triggered by the output
pulses. The multivibrator outputs at J502 are sharp-rising
pulses suitable for triggering the digital-to-analog action
of the decoder.
When used for recording, the pulse peakera are triggered
by the output from the analog- to-digital action of the coder,
and the cathode followers V502A drive the record heads,
which are connected to J503.
6. Experimental Equipment
Figure XVIII shows an experimental pulse generator and
record amplifier. It consists of two squaring stages V601A
and V601B, intended to square up a sine wave input, trigger-
ing a variable-period one-shot multivibrator V602 . The out-
put of the multivibrator is the input to a pentode cathode
follower V603 which is an easily adjustable variable current
record head driver.
Figure XIX shows the experimental video amplifier. Two
stages of class A amplification are followed by a high-mu
triode biased below cutoff, which therefore responds only














Parte List for Experimental Pulse Recorder
and Record Amplifier
Value Item Value Item Value
R601 510K *W R612 2.5M 2w 0601 .001 mf
R602 51K Jw R613 10K 2w C602 20 mmf
R603 510K fw R614 51K £w C603 56 mmf
R604 100K £w R615 5.1M £w 0604 .047 mf
R605 10K £w
100K Jw
R616 1M £w C605 .0068 mf
R606 R617 See below C606 .0068 mf
R607 510K £w R618 7500 lOw
R608 10K 2w R619 2500 lOw V601 5965
R609 5K £w R620 See below V602 5965
R610 12 K 2w R621 36K £w V603 6AK6
R611 390K &w
The values of R617 and R620 for various bias
currents and input currents are:
DC Tube
Bias conducting
R617 X head R620 X head
37. 5K - 8 ma 105K +16 ma
27. 2K -12 ma 63. 4K +24 ma
22. 3K -15 ma 48. 2K +30 ma
18.25K -18 ma 40. 8K +36 ma
15. 4K -22 ma 33. OK +42 ma
Potentiometers R608 and R612 vary the
pulse length of the output of V602 from











R623 C608 .0068 mf




R626 C611 .0068 mf





















Parts List for Synchronizing Memory Input Stage
Item Value Item Value
R101 62K iw R120 10K iw
R102 IM |w R121 51K i^w
R103 27 OK Jw
3OK }w
R122 1.1M iw
R104 R123 51K ikw




R107 R126 IM iw
R108 8.2K iw R127 2.2K ikw
R109 270K Jw R128 3K i? w
RllO 750K }w R129 1.1M 1tw
Rill 15K iw R130 51K i?w
R112 27K 2w R131 10K i*w
R113 15K iw R132 15K 2w
R114 39K }w R133 3K if*
R115 27 OK iw R134 IM \|w
R116 510K Jw R135 2.2K jfW
R117 2K 2w R136 20K jjw
R118 IM iw R137 4K :lOw
R119 750 |w R138 l.gK 2w
V101 5965 C101 .0015 mf
VI02 5963 CI02 150 mmf
V103 6350 C103 100 mmf
VI04 5965 C104 .047 mf
V105 5963 C105 .047 mf
V106 5963 C106 470 ]nmf
C107 .047 mf
D101 1N38 CI 08 .0062 mf
D102 1N38 C109 30 mmf






















MARKER DELAY AND-NOT GATE





Parts List for Anti-Coincidence Circuit

























































































































Parts List for Read-out Selectors
Value Item Value Item Value
R301 33K
ft
R317 100K iw R333 510K *w
R302 100K R318 7.5 iw R334 270K fw
R303 7.5K
ft
R319 510K iw R335 6.8K fw
R304 510K R320 510K }w R336 270K fw
R305 510K
ft
R321 27 OK iw R337 7.5K #W
R306 270K R322 6.8K
iw
R338 33K fw
R307 6.8K iw R323 27 OK R339 1M fw
R308 270K Jw R324 7.5K iw R340 15K Jw
R309 7.5K iw R325 33K
iw
R341 1M Jw
R310 100K iw R326 1M R342 7K lOw
R311 100K *w R327 15K iw R343 omit
R312 33K fw R326 100K ; *w R344 omit
R313 1M iw R329 33K iw R345 4K 2w
R314 15K Iw R330 100K iw R346 4K lOw
R315 100K i* R331 7.5K : iw R347 12. 5K lOw
R316 33K iw R332 510K : iw
0301 100 :mmf C312 5 mmf V301 5963
0302 10 mmf 0313 22 mmf V302 5965
0303 10 mmf C314 15 mmf V303 5963
0304 5 mmf C315 100 mmf V304 5915
0305 37 mmf C316 10 mmf V305 6146
0306 10 mmf C317 10 mmf V306 5965
0307 15 mmf C318 22 mmf V307 5915
0308 68 mmf C319 15 mmf V308 6146
0309 100 mmf 0320 .5 mfd V309 5963
0310 10 mmf 0321 .1 mfd V310 5965




L301 100 mh L305 5 mh V313 6146
L302 100 mh L306 100 mh
L303 100 mh L307 100 mh






















FIGURE X X III




Parts List for Core Matrix and Read Out
Item Value Item Value
R401 Part of M401 C401 Part of M401
R402 Part of M402 C402 Part of M401
R403 51 2w C403 Part of M402
R404 Part of M403 C404 Part of M402
R405 Part of M404 C405 Part of M403
R406 Part of M405 0406 Part of M403
R407 51 2w C407 Part of M404
R408 Part of M406 C408 Part of M404
R409 51 2w 0409 Part of M405
R410 150K £w C410 Part of M405
R411 75K iw C411 Part of M406




R414 10K C414 .01 mf
R415 51K *w C415 .001 mf
R416 10K In C416 .001 mf
R417 51K *w C417 .001 mf
R416 13K #w G418 .01 mf
R419 47 OK £w
R420 43K 2w D401 1N38
R421 3.3K *w D402 T6a




M401 Epsco 3R-200C D405 1N58
M402 Epsco SR-200C D406 T6a
M403 Epsco SR-200C D407 T6a
M404 Epsco SR-200C D408 T6a
M405 Epsco 3R-200C D409 T6a
M406 Epsco SR-200C D410 1NS8
M40? Epsco SR-200C D411 T6a
M408 Epsco 3R-200C D412 1N38




V401 5965 D415 T6a
V402 6350 D416 T6a










Parts List for Pulse Peakers and Record Amplifiers
Item Value Item Value
R501 680K £w C501 130 mmf
R502 100K }w C502 .01 mf
R503 16K Jw C503 100 mmf
R504 2.2K 2w C504 .0068 mf
R505 6.8K lw
R506 750K |w V501 5965










Specifications of the Magnetic Storage Element 3R 200C
Made by Epsco, Incorporated, Boston, Massachusetts £53
1) Information Rate Design Center .... 200 KC
2) Practical Upper Information Rate .... 550 KC
5) Maximum peak power per shifted one at
design center: ... 2.0 watts
4) Cores per binary digit 1
5) Cores shall be capable of shifting with a
drive current whose amplitude is 400 ma or
less and whose pulse width is between .8
and 1.2 micro-seconds
6) Minimum signal output voltage loaded with
next core input winding: 10 volts
7) Maximum voltage drop across drive winding at
400 ma. 6 volts
8) Units to be used with Transltron Type T6G-
diode or exact equivalent or Hughes #D2172,
#D2162
9) Peak Inverse voltage diode rating minimum . 20 volts






11) Breakdown between windings shall not occur
for DC voltage differences of less than





b) Drive Pulse at Terminal 9
L Ofti}
t—1~$ rV&±)
c) Read-out followed by one read-out from previous stage
£*j(v)
X k /s 4 t i.^^)
















Complete System with Signal Cables
Figure XXVI (b)































1. "Flutter-free Magnetic Recording," Hitt, J. J.,
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2. "Flutter in Magnetic Tape Recording," Prager, R. H.,
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3. Instruction book for Model 507 Magnetic Tape Recorder
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